( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Statistical Power Estimation for FPGA.

, , , и . FPL, стр. 515-518. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Javier Valls

Alvaro Valls

Alvaro Valls

Javier Manero

Javier Jáurequi

 

Другие публикации лиц с тем же именем

Scheme for Reducing the Storage Requirements of FFT Twiddle Factors on FPGAs., , , и . VLSI Signal Processing, 47 (2): 183-187 (2007)Power analysis and estimation tool integrated with XPOWER., , , и . FPGA, стр. 259. ACM, (2004)Syndrome-Based Min-Sum vs OSD-0 Decoders: FPGA Implementation and Analysis for Quantum LDPC Codes., , , и . IEEE Access, (2021)FFT Spectrum Analyzer Project for Teaching Digital Signal Processing With FPGA Devices., , , , , и . IEEE Trans. Educ., 50 (3): 229-235 (2007)Implementation on FPGA of a LUT-based atan(Y/X) operator suitable for Synchronization Algorithms., и . FPL, стр. 472-475. IEEE, (2007)Improved Sliced Message Passing Architecture for High Throughput Decoding of LDPC Codes., , , и . J. Signal Process. Syst., 66 (2): 99-104 (2012)Modified Shuffled Based Architecture for High-Throughput Decoding of LDPC Codes., , , и . J. Signal Process. Syst., 68 (2): 139-149 (2012)Multiple-Vote Symbol-Flipping Decoder for Nonbinary LDPC Codes., , , и . IEEE Trans. Very Large Scale Integr. Syst., 22 (11): 2256-2267 (2014)Efficient FPGA Hardware Reuse in a Multiplierless Decimation Chain., , и . Int. J. Reconfigurable Comput., (2014)A common FPGA based synchronizer architecture for Hiperlan/2 and IEEE 802.11a WLAN systems., , , , и . PIMRC, стр. 531-535. IEEE, (2004)